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Abstract
Poles and zeros for sampled-data models of buck and boost converters are derived analyti-
cally for the first time (to the author’s knowledge). Both continuous conduction mode (CCM)
and discontinuous conduction mode (DCM) are considered. Comparisons are made with the
corresponding results derived from the averaged model. For poles, the two models give similar
results except in the DCM operation. For zeros, however the two models give quite different re-
sults. The zero obtained for the sampled-data model differs from that obtained for the averaged
model. The zero derived from the sampled-data model depends on the switching frequency and
duty ratio, as well as on the modulation scheme. For the buck converter in CCM, a single real
zero exists even if the equivalent series resistance (ESR) is not modeled. Inclusion of the ESR
in the model results in shifting the zero to the right in the complex plane. The zero can be
unstable with or without the ESR being modeled. Undershoot is not observed because the zero
is less than 1. For the boost converter in CCM, only one zero exists and this zero can be stable
when the duty ratio is small. For the buck or boost converter in DCM, only one pole exists and
there is no zero. The phase of the frequency response can go beyond -90 degree.
1 Introduction
A DC-DC converter consists of a power stage and a controller, as shown in Fig. 1. The most
commonly used control signal is duty ratio (also called duty cycle). To design the controller, it
∗This work was done when the author was a PhD student at the Institute for Systems Research, University of
Maryland, College Park, MD 20742 USA
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Figure 1: System diagram of a DC-DC converter
In this paper, poles and zeros for sampled-data models of buck and boost converters are derived
analytically for the first time (to the author’s knowledge). This work employs recent work of the
author on sampled-data modeling and analysis of PWM DC-DC converters [1, 2, 3]. Knowledge of
pole and zero locations is useful for discrete-time control design of DC-DC converters [4, 5, 6]. It
has been seen in [3] that the sampled-data model gives a description of the dynamics of PWM DC-
DC converters that is more accurate than the continuous-time state space averaged model [7, 8].
The sampled-data model is also systematic and can be written readily for a variety of models.
For example, PWM DC-DC converters under current mode control or in discontinuous-conduction
mode (DCM) can be easily modeled by the sampled-data approach.
In this paper, comparisons are made between the sampled-data and the averaged models. For
poles, the two models give similar results except in the DCM operation. For zeros, however, the
two models give quite different results.
Take the zero of the buck and boost converters in continuous-conduction mode (CCM), for
example. The following statements reflect commonly held perceptions about the open-loop zeros of
the state space averaged model in continuous-conduction mode (CCM): (In a continuous-time linear
system, a zero in the right half of the complex plane (RHP) is called unstable. In a discrete-time
linear system, a zero outside the unit circle is called unstable.)
1. The zeros are independent of the switching frequency [9, for example].
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2. With the same duty ratio, the zeros in leading-edge modulation (LEM) and the zeros in
trailing-edge modulation (TEM) are the same. (However, the zeros can differ in LEM and
TEM if a discrete-average model [10] is used.)
3. A buck converter model without an equivalent series resistance (ESR) does not have a zero.
If an ESR of value Rc is modeled, then the model has a a stable zero. The zero is at −1/RcC,
which is independent of the duty ratio [11, for example].
4. The boost converter model always has an unstable zero at Vs/(LIL) [12]. If an ESR of value
Rc is modeled, then an additional (stable) zero occurs at −1/RcC [13].
The conclusions above will be shown not to hold for the sampled-data model. Observations
that will be made using the sampled-data model include the following. In the sampled-data model,
the zero depends on the switching frequency and duty ratio, as well as on the modulation scheme (
viz., TEM or LEM). For the buck converter in CCM, a zero exists even if the ESR is not modeled.
Inclusion of the ESR in the model results in shifting the zero to the right in the complex plane. The
zero can be unstable with or without the ESR being modeled. For the boost converter in CCM,
only one zero exists and this zero can be stable when the duty ratio is small.
The remainder of the paper is organized as follows. In Section 2, some basic concepts necessary
for the paper are reviewed. In Section 3, the sampled-data duty-ratio-to-output transfer functions
derived in [3] for general PWM DC-DC converters are given. In Section 4, poles and zeros for buck
converters in CCM are derived. In 5, poles and zeros for boost converters in CCM are derived.
In Section 6, the single pole of buck and boost converters in DCM is derived. In Section 7, three
illustrative examples taken from the literature are given. Conclusions are collected in Section 8.
2 Preliminaries
In this section, some basic concepts necessary for the paper are reviewed.
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2.1 PWM DC-DC Converter Dynamics
A PWM converter includes a controlled switch, a diode, and an LC filter. Generally the circuit
topology is designed to prevent the switch and the diode from being on together and the switch
is turned on and off once in each switching cycle. Thus there are at most three stages (controlled
switch on and diode off, off-on, and off-off) in each switching cycle. These three stages are denoted
as follows ON stage (controlled switch on and diode off), OFF stage (switch off and diode on), and
FF stage (switch off and diode off).




CvC), i.e. scaled inductor current and
capacitor voltage. Let the source voltage be a constant Vs, and denote the output voltage as vo. In




where i ∈ {1, 2, 3}.
In continuous conduction mode (CCM), the inductor current never drops to zero, so the switch
and the diode are never off together and there are only two stages in one switching cycle. In
discontinuous conduction mode (DCM), the inductor current drops to zero and remains zero until
the next cycle begins. There are therefore three stages in this mode.
Switch on and off sequence can also be different in different schemes. In trailing-edge modulation
(TEM), the switch is designed to be on first in a cycle. Thus stage 1 is an ON stage and stage 2 is
an OFF stage (i.e., A1 = AON, A2 = AOFF, etc). In leading-edge modulation (LEM), the switch is
designed to be off first in a cycle. These two schemes are illustrated in Fig. 2.
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Here ω0 > |ωc − ωl|/2 is assumed. For Rc = 0, one has ωl = 0, ωe =∞, and κ = 1.
2.2 Buck Converter
The buck converter of interest in the paper is shown in Fig. 3. The matrices in Eq. (1) at each
stage are












































Figure 3: Buck converter with source voltage and resistive load
2.3 Boost Converter
The boost converter of interest in the paper is shown in Fig. 4. The matrices in Eq. (1) at each
stage are
















































Figure 4: Boost converter with source voltage and resistive load
3 Sampled-Data Duty-Ratio-to-Output Transfer Functions for Gen-
eral PWM DC-DC Converters
In this section, the sampled-data duty-ratio-to-output transfer functions derived in [3] for general
PWM DC-DC converters are recalled. For details, see [3].
Controlling the duty ratio is equivalent to controlling the switching instant within the cycle. In
CCM, let the switching instant within the n-th cycle be nT + dn. Let the seady-state value of dn
be d. Thus the steady-state duty ratio Dc is d/T in TEM, and 1−d/T in LEM. Similarly in DCM,
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there are two switching instants within the n-th cycle, let them be nT + d1,n and nT + d2,n. The
control signal in DCM is d1,n, while d2,n is controlled internally by the inductor current. Let the
seady-state values of d1,n and d2,n be d1 and d2, respectively.
The steady-state of x(t) is generally a periodic solution (with a small ripple at high switching
frequency), denoted as x0(t). Sampling x0(t) at t = nT gives x0(0).
The steady-state values of x0(0), and d in CCM (or d1, d2 in DCM) can be obtained by solving
a set of equations using the Newton’s method. These values will be used in the derivation of poles
and zeros.
Let the output of interest be the output voltage. This voltage is a time-varying signal. In the
sampled-data model, it is sampled at each cycle. It has been shown in [3] that using the sampled
output vo(nT + dn) has better phase response than using the sampled output vo(nT ). However,
this makes the derivation of zeros more cumbersome. In the following, the sampled output vo(nT )
is used.
The output voltage can be discontinuous. For example, this statement is true for the boost
converter (Fig. 4) when Rc 6= 0 and therefore EON 6= EOFF. In most applications, the output
voltage of interest is the peak, minimum, or average voltage. In the following, E denotes E1, E2,
or (E1 +E2)/2 in CCM; or E1, E3, (E1 +E3)/2 in DCM.
The dynamics for CCM and DCM differs. The duty-ratio-to-output transfer function for each
mode is given next.
3.1 Continuous Conduction Mode (CCM)
The duty-ratio-to-output transfer function in CCM is
Toc(z) = E(zI − Φo)















0(d) + (B1 −B2)Vs)
= eA2(T−d)(ẋ0(d−)− ẋ0(d+)) (14)
Here ẋ0(d−) = A1x
0(d) + B1Vs and ẋ
0(d+) = A2x
0(d) + B2Vs denote the time derivative of x
0(t)
at t = d− and d+, respectively.
By omitting T in Eq. (12), it becomes the switching-instant-to-output transfer function, which
has the same poles and zero as Eq. (12).
Given a transfer function in the z domain, say T (z), its effective frequency response [14, p.93]
is T (ejωT ), which is valid in the frequency range |ω| < πT . In the case when vo is discontinuous due
to E1 6= E2, Toc(z) depends on which value of E is chosen.
In the two-dimensional cases (e.g., the buck converter in Fig. 3 and boost converter in Fig. 4),
the transfer function (12) can be further simplified as (omitting T )








The poles are eigenvalues of Φo, denoted as σ[Φo]. There always exists a zero (after substituting







Ee−A1d((A1 −A2)x0(d) + (B1 −B2)Vs)
EeA2(T−d)((A1 −A2)x0(d) + (B1 −B2)Vs)
(16)
provided EeA2(T−d)((A1 −A2)x0(d) + (B1 −B2)Vs) 6= 0.
3.2 Discontinuous Conduction Mode (DCM)















where the matrix F is chosen such that Fx =
√
LiL.
3.3 A Useful Fact
The following fact is useful for the derivation of poles and zeros. It can be verified using the
Cayley-Hamilton theorem [15].



















(ωc−ωl2 ) sin(κωt) + ω cos(κωt) −ω0 sin(κωt)
ω0 sin(κωt) (
ωl−ωc
2 ) sin(κωt) + ω cos(κωt)
]
(19)
4 Buck Converter in CCM
For the buck converter in CCM, the system matrices are given by
A1 = A2 = AON
E = EON
B1 = BON, B2 = 02×1 for trailing-edge modulation (TEM), while
B1 = 02×1, B2 = BON for leading-edge modulation (LEM)
(20)
4.1 Poles
The set of poles of the buck converter for either TEM or LEM is
σ[Φo] = σ[e




±jω) (from Eqs. (10) and (19)) (21)
4.2 Zero










−(ωc−ωl2 + ωe) sin(κωd) + ω cos(κωd)
(ωc−ωl2 + ωe) sin(κω(T − d)) + ω cos(κω(T − d))










ωc − ωl + 2ωe
) (23)





sin(κωT (Dc − 1)− θ)
(24)







Therefore a buck converter with duty ratio D∗ in TEM has the same zero as the same converter
with duty ratio (1−D∗) in LEM. Due to this equivalence, only the TEM case is discussed in the
following.
To show the effects of the duty ratio and the equivalent series resistance Rc on the location of
the zero, the zero will be expressed as a function of Dc and Rc, viz. z0(Dc, Rc).
The following theorem applies to the function z0(Dc, Rc).
Theorem 1





, and therefore z0(0, 0) = 0
(ii) z0(0.5, 0) ∈ (−1, 0)
(iii) If κωT ∈ (0, π), then ∂∂Dc z0(Dc, Rc) < 0.
Thus the zero moves to the left in the complex plane as the duty ratio increases.
(iv) If (κωT + θ) ∈ (0, π/2) and (2ωe + ωc − ωl) > 0, then
(iv.a) z0(0, Rc) ∈ [0, 1)
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(iv.b) z0(Dc, Rc) < 1
(iv.c) z0(Dc, Rc) ≥ z0(Dc, 0)
(iv.d) z0(Dc, Rc) ∈ (−1, 1) for Dc < 0.5.
From (iv.c), the ESR results in moving the zero to the right in the complex plane. From (iv.d), a
sufficient condition for the zero to be stable is Dc < 0.5.
(v) If ωs  ω and 2ωe  (ωc − ωl), then
z0(Dc, Rc) ≈
κTDc −RcC
κT (Dc − 1)−RcC
(26)
(The approximation becomes exact as ωs and ωe grow without bound.) Thus a sufficient condition














(i) For Rc = 0, ωl = 0, κ = 1, ωe =∞ and θ = 0 (from Eq. (23)). Then the statement follows from
Eq. (24).
(ii) From (i), z0(0.5, 0) = −e
−κTωc
2 ∈ (−1, 0)








sin2(κωT (Dc − 1)− θ)
< 0
(iv.a) From Eq. (23), if (2ωe + ωc − ωl) > 0, then θ ∈ [0, π/2). Now Eq. (24) gives







(iv.b) The conditions in (iv) imply that κωT ∈ (0, π), so the conclusion of (iii) applies. Thus,
z0(Dc, Rc) < z0(0, Rc) (from (iii))
< 1 (from (iv.a))
(iv.c) From Eq. (24),





sin(κωT (Dc − 1)− θ)
−
sin(κωTDc)





cos(κωT − θ)− cos(κωT + θ)





sin(κωT (1−Dc) + θ) sin(κωT (1−Dc))
≥ 0
(iv.d) For Dc < 0.5,
z0(Dc, Rc) > z0(0.5, Rc) (from (iii))
≥ z0(0.5, 0) (from (iv.c))
> −1 (from (ii))
(v) If 2ωe  (ωc − ωl), Eq. (23) gives θ ≈ arctan(
ω
ωe














κT (Dc − 1)−RcC
2
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In summary, the zero of the buck converter is a real number that depends on the switching
frequency and the duty ratio, as well as on the modulation scheme ( viz., TEM or LEM). The
quantity is always less than 1, but the zero can be unstable (if it is less than -1). The effect of the
ESR is to move the zero to the right in the complex plane.
In TEM, the zero moves to the left in the complex plane as the duty ratio increases. It lies
within the unit circle if the duty ratio is less than 0.5. In LEM, the zero moves to the right in the
complex plane as the duty ratio increases. The zero lies within the unit circle if the duty ratio is
greater than 0.5.
Although it has been shown above that the buck converter sampled-data model can have an
unstable zero, no experimental observation of undershoot (a common phenomenon for system with
unstable zero) has, to the author’s knowledge, been reported for a buck converter. This can be
explained as follows. In a linear discrete-time system, an initial undershoot will occur if and only
if the system has an odd number of real positive unstable zeros [16, 17]. Since any unstable zero
of the buck converter sampled-data model will be real and negative, this explains why undershoot
has never been observed in the buck converter.
5 Boost Converter in CCM
Derivation of poles or the zero of a boost converter is more complicated than that for a buck
converter because AON 6= AOFF for a boost converter.
5.1 Poles






where the notation p0 and p
∗
0 is used, since the system is 2-dimensional and usually the eigenvalues
occur in a complex conjugate pair. The poles can be calculated numerically from this equation. In
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the following, the poles will be estimated in compact form.
























2 (from Eq. (11))
< 1
From Fig. 5, it can be proved that |pe2 − p0| < |pe1 − p0| by geometric arguments. Therefore a






















which has the same magnitude as the true pole p0.
In the following, the pole pe2 is transformed to the continuous-time domain and is compared
with the pole from the averaging method. For simplicity, only the case Rc = 0 is shown. In this















































The poles calculated from the sampled-data method and averaging method, Eqs. (32) and (33), are
very close. Experimental work is needed to verify which one is more accurate.
5.2 Zero
The zero is derived exactly for the case Rc = 0, and approximatedly for the case Rc 6= 0.
























Since EON = EOFF, the output voltage is continuous.
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(from Eqs. (34) and (19))
The value of vc(TDc)
iL(TDc)









Based on this approximation, the zero is stable if Dc < 1−
√
2L




Similarly, the zero of the boost converter with Rc = 0 in LEM is
e
−ωcT (1−Dc)


















which is positive and unstable.
In the case Rc 6= 0, the output voltage is discontinuous. Use Ex =
1
2(EON + EOFF)x to
approximate the average output voltage. Similar to previous analysis, the zero of the boost converter







































6 Buck and Boost Converters in DCM
It has been shown in [3] that the dynamics of the buck or boost converter in DCM is 1-dimensional.






LiL,n is always 0, which
makes one pole to be 0 and therefore det[Φo] = 0. From Eq. (15), the zero is at 0, and it is canceled
by the pole at 0. Thus there is only one pole but no more zero. This pole corresponds to the state
√
CvC,n, and it is Φo(2, 2) (i.e. the component in the second column and second row of Φo).
As shown in Eq. (17), the matrix Φo consists of 4 parts multiplied together. The first 2 parts






























2 ) = −κωc(vC(d2)− vC(d2)) = 0.
From Eqs. (17), (39) and (40), one has
Φo(2, 2) = e
−κωc(T−d2) · (the (2,2) component of eA2(d2−d1)eA1d1) (41)
The pole, Φo(2, 2), of the buck and boost converters will be further derived in the following two
subsections.
In a continuous-time system (for example, the averaged model), a transfer function with one
pole can not have phase response beyond -90 degrees. However, in a discrete-time system, a transfer
function with one pole can have phase response beyond -90 degrees.
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6.1 Pole of Buck Converter










) sin(κωd2) + cos(κωd2)) (42)
Using the function 1T ln[·] to transform this pole for the discrete-time to the continuous-time













) sin(κωd2) + cos(κωd2)] (43)
6.2 Pole of Boost Converter










) sin(κω(d2 − d1)) + cos(κω(d2 − d1))) (44)
Using the function 1T ln[·] to transform this pole for the discrete-time to the continuous-time













) sin(κω(d2 − d1)) + cos(κω(d2 − d1))] (45)
7 Illustrative Examples
Example 1 (Zero of the buck converter in CCM, [11, p.326]) The system parameters are fs =
200kHz, Vs = 8V , R = 0.2Ω, L = 5µH, C = 2mF , and Rc = 0.01Ω. Eqs. (24) and (25) are used
to plot the location of the zero for TEM and LEM respectively as the duty ratio varies. The plot
is shown in Fig. 6. If the ESR is not included in the model (i.e.,Rc = 0), the location of the zero is
as shown in Fig. 7. The effect of ESR can be seen: for the same duty ratio, the zero in case Rc 6= 0
lies to the right in the complex plane of the zero in case Rc = 0.
Example 2 (Zero of the boost converter in CCM, [18]) The system parameters are fs = 25kHz,
Vs = 20V , R = 17Ω, L = 350µH, C = 660µF , and Rc = 0.075Ω. It is claimed in [18] that if,
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Figure 6: Zero of the buck converter in TEM and LEM as the duty ratio varies when Rc = 0.01Ω



























Figure 7: Zero of the buck converter in TEM and LEM as the duty ratio varies when Rc = 0
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is satisfied, then the unstable zero of the boost converter in TEM is removed.
Let Dc = 0.3, which satisfies this condition. Since the output voltage is discontinuous, Ex =
1
2(EON + EOFF)x is used to approximate the average output voltage. From Eq. (16), the zero
in TEM and LEM, respectively, is calculated as -0.4495 and 99.4607 respectively. Therefore it is
expected that if there is a step increase in the duty ratio, the time response of average output
voltage will not undergo undershoot in TEM, while it will in LEM. This result is the exact opposite
of that in [18]. Not only can LEM not remove the unstable zero, but it also does not result in
a better performance than TEM. Fig. 8 and Fig. 9 show the output voltage in TEM and LEM
respectively when the duty ratio is changed from 0.3 to 0.45. In these figures, undershoot arises
both in TEM and LEM. If the sampled mid-value output voltage Ex(nT ), deonted by the symbol
◦ in the figures, is concentrated, then it exhibits a small undershoot in LEM while it exhibits no
undershoot in TEM. The undershoot of average output voltage in LEM is very small because the
unstable positive zero (99.4607) is far from 1.
Example 3 (Boost converter in DCM, [19]) The system parameters are fs = 100kHz, (thus
T = 10µ seconds), Vs = 5V , R = 20Ω, L = 5µH, C = 40µF , Rc = 0 and d1 = 0.7T .
Through the steady-state analysis stated in [3], the following steady-state values are obtained:
d2 = 0.9616T , x
0(0) = (0, 0.1165), x0(d1) = (0.0157, 0.1155) and x
0(d2) = (0, 0.1165).
From Eq. (44), the pole in the sampled-data domain is 0.9707. From Eq. (45), the pole in the
continuous-time domain is -2972.6.
Using Eqs. (12), (17) and (18), the frequency response is shown as a solid line in Fig. 11. In
[19], a 2-dimensional model for DCM is proposed. For comparison, the frequency responses of
this model is shown as a dashed line in Fig. 11. The sampled-data model agrees very well with
the proposed model in [19], where the latter has been shown to agree with the results by SABER
simulations [19].
20

















Figure 8: Transient output voltage response in TEM when the duty ratio is changed from 0.3 to
0.45 at t = 2× 10−4; the symbol ◦ denotes 12(EON +EOFF)x(nT )

















Figure 9: Transient output voltage response in LEM when the duty ratio is changed from 0.3 to
0.45 at t = 2× 10−4; the symbol ◦ denotes 12(EON +EOFF)x(nT )
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Figure 10: Zero location in TEM and LEM as the duty ratio varies
The following remarks resolves the issue on how many poles in a converter operating in DCM.
There is only one pole and no zero in the sampled-data dynamics of the boost converter in DCM.
The phase of the duty-ratio-to-output transfer function of the sampled-data model can go beyond
-90 degrees, although there is only one pole. This agrees with the experimental observation in [20].
8 Concluding Remarks
Poles and zeros for sampled-data models of buck and boost converters are derived analytically
for the first time (to the author’s knowledge). This work employs recent work of the author on
sampled-data modeling and analysis of PWM DC-DC converters [1, 2, 3].
Comparisons are made between the sampled-data and the averaged models. For poles, the two
models give similar results except in the DCM operation. For zeros, however, the two models give
quite different results.
In the sampled-data model of the PWM converter, the open-loop zero differs from that obtained
for the averaged model. The zero derived from the sampled-data model depends on the switching
frequency and duty ratio, as well as on the modulation scheme ( viz., TEM or LEM).











































Figure 11: Frequency responses for the sampled-data model (solid line) and the model proposed in
[18] (dashed line)
ESR in the model results in shifting the zero to the right in the complex plane. The zero can be
unstable with or without the ESR being modeled. Undershoot is not observed because the zero is
less than 1.
For the boost converter in CCM, only one zero exists and this zero can be stable when the
duty ratio is small. LEM does not necessarily result in better performance than TEM even if the
condition (46) guaranteeing a stable zero is satisfied.
For the buck or boost converter in DCM, only one pole exists and there is no zero. The phase
frequency response can go beyond -90 degrees. This differs from the single-pole continuous-time
system (e.g., averaged model), whose phase frequency response can not go beyond -90 degrees.
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